kicad-developers team mailing list archive
-
kicad-developers team
-
Mailing list archive
-
Message #22917
Re: Slow performance in pcbnew (PNS/GAL only) on high-fanout nets
-
To:
jp charras <jp.charras@xxxxxxxxxx>, <kicad-developers@xxxxxxxxxxxxxxxxxxx>
-
From:
Maciej Sumiński <maciej.suminski@xxxxxxx>
-
Date:
Tue, 2 Feb 2016 10:29:19 +0100
-
Authentication-results:
spf=pass (sender IP is 188.184.36.50) smtp.mailfrom=cern.ch; lists.launchpad.net; dkim=none (message not signed) header.d=none;lists.launchpad.net; dmarc=bestguesspass action=none header.from=cern.ch;
-
In-reply-to:
<56AFAF9D.2050302@wanadoo.fr>
-
Spamdiagnosticmetadata:
NSPM
-
Spamdiagnosticoutput:
1:23
-
User-agent:
Mozilla/5.0 (X11; Linux x86_64; rv:38.0) Gecko/20100101 Thunderbird/38.5.1
On 02/01/2016 08:18 PM, jp charras wrote:
> Le 01/02/2016 19:33, Andrew Zonenberg a écrit :
>> Pads on the same net overlapping should not necessarily be a DRC
>> error, consider the case of someone trying to make a D-shaped pad
>> by putting a round one on top of a rectangle. Maybe if they're not
>> part of the same component?
>>
>
> Pads on the same net overlapping are *not* a DRC error.
> (Only overlapping holes could be a DRC error, although I am not sure)
>
> Yes, this is an usual way to make "complex" pad shapes, not only with
> Kicad, but also with others ECAD tools I know.
Ok, then alternatively we should check the courtyard layers for
overlapping. Otherwise it is possible to put two components in the same
place, and that is an error as you will not able to solder both.
Regards,
Orson
Attachment:
signature.asc
Description: OpenPGP digital signature
Follow ups
References