kicad-developers team mailing list archive

[Heikki Pulkkinen <hei6mail@xxxxxxxxx>]

---------- Forwarded message ----------
From: Heikki Pulkkinen <hei6mail@xxxxxxxxx>
Date: Tue, Oct 25, 2016 at 8:54 AM
Subject: Re: [Kicad-developers] Via Stitching
To: Wayne Stambaugh <stambaughw@xxxxxxxxx>


Thanks Wayne to look at this and Steven for asking about connection logic.

It is good to try explain what did you thought  last summer. It clearer
things.

There are main rule which connects top and bottom layer and second rule
connecting inner layers. And now I think that main rule is useless, because
second rule do all this connecting via to first two zones with same
netcode. This works well as far as zones are up the date. And that is not
always true. For example in DRC, if you forgot to refill zones before
running DRC, vias can corrupted to wrong net. Thats why running first
refilling zones in DRC, keeps vias right connected.
I found two another, and there might be more, situation when user can
accidentally damage connection. Cleanup and saving a board. Saving is not
that broblem, but opening is. But I have solution of them. Just running
zone filling algorithm before running ratsnest algorithm.
But usually, when working with via stitching, user keeps zones up to date
running refill to see what he or she have done. I know there is always
better solutions, but I can manage this at the moment before there are
official one. I know, if algorithm is different than mine it does not ruin
my designs.

Cheers

Heikki

24.10.2016 23.58 "Wayne Stambaugh" <stambaughw@xxxxxxxxx> kirjoitti:

> I finally had a chance to look at this patch and I have similar
> concerns.  I thought I was pretty clear about *not* being comfortable
> with making assumptions about via zone connections and always using the
> assigned net code.  I'm a bit concerned with the connection testing and
> it's decision to change a via's net code depending on which zone(s) that
> it intersects.  I see this as an unacceptable risk for kicad to assume.
> I would rather put the responsibility in hands of the user and just have
> kicad complain when there is a drc issue.
>
> Please configure your editor to clean up trailing white space and fix
> the other coding policy errors.
>
> Cheers,
>
> Wayne
>
> On 10/23/2016 10:44 PM, Strontium wrote:
> > Hello Heikki,
> >
> > Can you explain the logic you are using to determine the net of the vias
> > during DRC reconnect?  It looks like you are only considering the top
> > and bottom layer, but stitching vias may be stitching internal layers?
> >
> > Steven
> >
> >
> > On 23/10/16 21:48, Heikki Pulkkinen wrote:
> >> Hi Wayne and all,
> >>
> >> About that my suggestion of Via Stitching. I do some tests and found
> >> that if DRC first fill zones and then do tests it does not break
> >> anything. if you forgot to Fill or Refill zoenes before running DRC.
> >>
> >> Regards
> >>
> >> Heikki
> >>
> >>
> >> On Fri, Oct 21, 2016 at 6:41 PM, Heikki Pulkkinen <hei6mail@xxxxxxxxx
> >> <mailto:hei6mail@xxxxxxxxx>> wrote:
> >>
> >>     Hi Wayne,
> >>
> >>     If you try this, I send the last full patch of that Via Stitching.
> >>     Do not care other patches in mailing list, they are more or less
> >>     incomplete.
> >>
> >>     Regards
> >>
> >>     Heikki
> >>
> >>     On Tue, Oct 18, 2016 at 3:22 PM, Wayne Stambaugh
> >>     <stambaughw@xxxxxxxxx <mailto:stambaughw@xxxxxxxxx>> wrote:
> >>
> >>         I will look at when I get a chance.  When that will be I
> >>         cannot say for
> >>         sure.  I've just been really busy.  I will try to get around
> >>         to it this
> >>         weekend.
> >>
> >>         Cheers,
> >>
> >>         Wayne
> >>
> >>         On 10/17/2016 3:40 PM, Jakub Kozdon wrote:
> >>         > Hi, it looks usable.
> >>         >
> >>         > Don't know if it is visible for all, but Wayne, what do you
> >>         think about it?
> >>         >
> >>         > Jakub
> >>         >
> >>         > Dne 16.10.2016 v 19:23 Heikki Pulkkinen napsal(a):
> >>         >> Hi,
> >>         >>
> >>         >> I add array feature to my Via Stitching. And an another
> >>         slowly video
> >>         >> to watch.
> >>         >> https://youtu.be/28nfoZPg2bg
> >>         >>
> >>         >> Full fixed patch and array test patch. More work have to be
> >>         done, but
> >>         >> this was easy start.
> >>         >>
> >>         >> Regards
> >>         >>
> >>         >> Heikki
> >>         >>
> >>         >> On Thu, Oct 13, 2016 at 7:23 PM, Heikki Pulkkinen
> >>         <hei6mail@xxxxxxxxx <mailto:hei6mail@xxxxxxxxx>
> >>         >> <mailto:hei6mail@xxxxxxxxx <mailto:hei6mail@xxxxxxxxx>>>
> wrote:
> >>         >>
> >>         >>     Hi,
> >>         >>
> >>         >>     Here is demovideo about via stitching. It is slowly,
> >>         because of
> >>         >>     slowly machine. I do some development too, so full patch
> is
> >>         >>     attached too.
> >>         >>
> >>         >>     On Tue, Oct 11, 2016 at 5:49 PM, Marcos Chaparro
> >>         >>     <nitrousnrg@xxxxxxxxx <mailto:nitrousnrg@xxxxxxxxx>
> >>         <mailto:nitrousnrg@xxxxxxxxx <mailto:nitrousnrg@xxxxxxxxx>>>
> >>         wrote:
> >>         >>
> >>         >>         Hi Heikki,
> >>         >>         is there any chance to make some screenshots or
> >>         video about
> >>         >>         this? Some of us do compile kicad to get the latest
> and
> >>         >>         greatest but never applied a patch for a particular
> >>         feature.
> >>         >>
> >>         >>         Regards
> >>         >>
> >>         >>
> >>         >>         Marcos
> >>         >>
> >>         >>         On Sat, Oct 8, 2016 at 7:04 AM, Heikki Pulkkinen
> >>         >>         <hei6mail@xxxxxxxxx <mailto:hei6mail@xxxxxxxxx>
> >>         <mailto:hei6mail@xxxxxxxxx <mailto:hei6mail@xxxxxxxxx>>> wrote:
> >>         >>
> >>         >>             Hi,
> >>         >>
> >>         >>             Putting back that my via stitching tool to
> >>         routing tool.
> >>         >>             It is better that way, I think. All via tools
> >>         are in same
> >>         >>             place, and it adds vias to pours only from
> hotkeys.
> >>         >>
> >>         >>
> >>         >>
> >>         >>             On Sun, Oct 2, 2016 at 12:28 PM, Heikki Pulkkinen
> >>         >>             <hei6mail@xxxxxxxxx <mailto:hei6mail@xxxxxxxxx>
> >>         <mailto:hei6mail@xxxxxxxxx <mailto:hei6mail@xxxxxxxxx>>> wrote:
> >>         >>
> >>         >>                 Hi,
> >>         >>
> >>         >>                 Finally Via Stitching without tracks is at
> >>         zone tool.
> >>         >>                 I tested it little bit, but more tests are
> >>         needed.
> >>         >>                 This patch replace all other patches. Do
> >>         not use them,
> >>         >>                 use only this patch. I think this is worth
> >>         of try. I
> >>         >>                 am going to use it anyway, even if it do
> >>         not get any
> >>         >>                 acceptance. First patch is for Fedora
> >>         users. It makes
> >>         >>                 possible to build Kicad in Fedora release
> >>         wxWidgets
> >>         >>                 libs whitout building wxWidget from source.
> >>         I do not
> >>         >>                 know has anybody else that problem, but I
> had.
> >>         >>
> >>         >>
> >>         >>                 Heikki
> >>         >>
> >>         >>                 On Tue, Sep 27, 2016 at 6:46 PM, Heikki
> >>         Pulkkinen
> >>         >>                 <hei6mail@xxxxxxxxx <mailto:
> hei6mail@xxxxxxxxx>
> >>         <mailto:hei6mail@xxxxxxxxx <mailto:hei6mail@xxxxxxxxx>>> wrote:
> >>         >>
> >>         >>                     Hi
> >>         >>
> >>         >>                     And I really practice. I made
> >>         improvement and
> >>         >>                     forgot to copy all. So improvement is
> >>         in these two
> >>         >>                     patches. I hope this suggestion is
> >>         accepted as a
> >>         >>                     new feature.
> >>         >>
> >>         >>                     Heikki
> >>         >>
> >>         >>                     On Tue, Sep 27, 2016 at 2:31 PM, Heikki
> >>         Pulkkinen
> >>         >>                     <hei6mail@xxxxxxxxx
> >>         <mailto:hei6mail@xxxxxxxxx> <mailto:hei6mail@xxxxxxxxx
> >>         <mailto:hei6mail@xxxxxxxxx>>>
> >>         >>                     wrote:
> >>         >>
> >>         >>                         Hi,
> >>         >>
> >>         >>                         As in  practice, I made a patch
> >>         file of my
> >>         >>                         changes Not only diifs. It is
> >>         SHIFT-ALT-V
> >>         >>                         hotkey whitch make buried and blind
> >>         vias, as
> >>         >>                         it is in routing too.
> >>         >>
> >>         >>
> >>         >>                         Heikki
> >>         >>
> >>         >>                         On Sun, Sep 25, 2016 at 2:25 PM,
> Heikki
> >>         >>                         Pulkkinen <hei6mail@xxxxxxxxx
> >>         <mailto:hei6mail@xxxxxxxxx>
> >>         >>                         <mailto:hei6mail@xxxxxxxxx <mailto:
> hei6mail@xxxxxxxxx>>> wrote:
> >>         >>
> >>         >>                             Hi,
> >>         >>
> >>         >>                             I made some improvements to my
> >>         patch of
> >>         >>                             via stitching. Now you can just
> >>         point
> >>         >>                             copper pour place and press V,
> >>         it make
> >>         >>                             trough via. If you press
> >>         SHIFT+CTRL+V it
> >>         >>                             make buried or blind via.It
> >>         does not
> >>         >>                             change working layer. Only when
> >>         you place
> >>         >>                             buried or blind via from
> >>         different layer
> >>         >>                             than it's layer pair is. I
> >>         think that it
> >>         >>                             is quite easy to shoot board
> >>         full of
> >>         >>                             copper pours connecting vias. It
> is
> >>         >>                             possible to remove connecting
> >>         tracks from
> >>         >>                             old designs. Just delete
> >>         connection from
> >>         >>                             pad and use clenup. Only have
> >>         to remember
> >>         >>                             that if there are not at least
> >>         two copper
> >>         >>                             pours in same netcode in
> >>         different layers
> >>         >>                             via is deleted too. Any support?
> >>         >>
> >>         >>
> >>         >>                             Heikki
> >>         >>
> >>         >>                             On Sat, Sep 24, 2016 at 3:06
> >>         PM, Heikki
> >>         >>                             Pulkkinen <hei6mail@xxxxxxxxx
> >>         <mailto:hei6mail@xxxxxxxxx>
> >>         >>                             <mailto:hei6mail@xxxxxxxxx
> <mailto:hei6mail@xxxxxxxxx>>> wrote:
> >>         >>
> >>         >>                                 Hi everybody,
> >>         >>
> >>         >>                                 This is my suggestion to
> >>         via stitching
> >>         >>                                 without any tracks. It
> connects
> >>         >>                                 unconnected vias in
> >>         different copper
> >>         >>                                 pours witch has same
> >>         netcode. Adding
> >>         >>                                 vias is normal routing
> >>         process without
> >>         >>                                 routing tracks. Start -
> >>         Change Layer -
> >>         >>                                 End. Tool that do those
> things
> >>         >>                                 automatically would be
> >>         good, so you
> >>         >>                                 can add all vias in same
> >>         layer. After
> >>         >>                                 adding vias, run "Fill or
> >>         Refill All
> >>         >>                                 Zones" that "Clenup tracks
> >>         and vias"
> >>         >>                                 do not remove partly
> >>         connected vias.
> >>         >>
> >>         >>
> >>         >>                                 Heikki
> >>         >>
> >>         >>
> >>         >>
> >>         >>
> >>         >>
> >>         >>
> >>         >>
> >>         >>             _______________________________________________
> >>         >>             Mailing list:
> >>         https://launchpad.net/~kicad-developers
> >>         <https://launchpad.net/%7Ekicad-developers>
> >>         >>             <https://launchpad.net/%7Ekicad-developers
> >>         <https://launchpad.net/%7Ekicad-developers>>
> >>         >>             Post to     :
> >>         kicad-developers@xxxxxxxxxxxxxxxxxxx
> >>         <mailto:kicad-developers@xxxxxxxxxxxxxxxxxxx>
> >>         >>             <mailto:kicad-developers@xxxxxxxxxxxxxxxxxxx
> >>         <mailto:kicad-developers@xxxxxxxxxxxxxxxxxxx>>
> >>         >>             Unsubscribe :
> >>         https://launchpad.net/~kicad-developers
> >>         <https://launchpad.net/%7Ekicad-developers>
> >>         >>             <https://launchpad.net/%7Ekicad-developers
> >>         <https://launchpad.net/%7Ekicad-developers>>
> >>         >>             More help   :
> >>         https://help.launchpad.net/ListHelp
> >>         <https://help.launchpad.net/ListHelp>
> >>         >>             <https://help.launchpad.net/ListHelp
> >>         <https://help.launchpad.net/ListHelp>>
> >>         >>
> >>         >>
> >>         >>
> >>         >>
> >>         >>
> >>         >>
> >>         >> _______________________________________________
> >>         >> Mailing list: https://launchpad.net/~kicad-developers
> >>         <https://launchpad.net/%7Ekicad-developers>
> >>         >> Post to     : kicad-developers@xxxxxxxxxxxxxxxxxxx
> >>         <mailto:kicad-developers@xxxxxxxxxxxxxxxxxxx>
> >>         >> Unsubscribe : https://launchpad.net/~kicad-developers
> >>         <https://launchpad.net/%7Ekicad-developers>
> >>         >> More help   : https://help.launchpad.net/ListHelp
> >>         <https://help.launchpad.net/ListHelp>
> >>         >
> >>         >
> >>
> >>
> >>
> >>
> >>
> >> _______________________________________________
> >> Mailing list: https://launchpad.net/~kicad-developers
> >> Post to     : kicad-developers@xxxxxxxxxxxxxxxxxxx
> >> Unsubscribe : https://launchpad.net/~kicad-developers
> >> More help   : https://help.launchpad.net/ListHelp
> >
> >
> >
> >
> > _______________________________________________
> > Mailing list: https://launchpad.net/~kicad-developers
> > Post to     : kicad-developers@xxxxxxxxxxxxxxxxxxx
> > Unsubscribe : https://launchpad.net/~kicad-developers
> > More help   : https://help.launchpad.net/ListHelp
> >
>
> _______________________________________________
> Mailing list: https://launchpad.net/~kicad-developers
> Post to     : kicad-developers@xxxxxxxxxxxxxxxxxxx
> Unsubscribe : https://launchpad.net/~kicad-developers
> More help   : https://help.launchpad.net/ListHelp
>